

Notice of References Cited

Application/Contr.

09/590,796

Applicant(s)/Patent Under
Reexamination
VREUGDENHIL ET AL.

Examiner

Ayal I Sharon

Art Unit

2123

Page 1 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Sasaki, Hisashi. "A New Dynamic Equation Scheduling to Extend VHDL-AMS". Proc. of Asia-Pacific Conf. on Chip Design Languages. (APCHDL '99). Fukuoka, Japan. Oct. 6-8, 1999.
	V	Frey, Peter et al. "SEAMS: Simulation Environment for VHDL-AMS". Proc. of the 30th Conf. on Winter Simulation. Washington DC.. Dec. 13-16, 1998.
	W	Sasaki, T. et al. "Semantic Analysis of VHDL-AMS by Attribute Grammar". Proc. of Forum on Design Languages (FDL '98). Sept.6-10, 1998.
	X	Kazmierski, T. "A Formal Description of VHDL-AMS Analogue Systems". Proc. of Design Automation and Test in Europe (DATE '98). Feb. 23-26, 1998.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References CitedApplication/Control No.
09/590,796Applicant(s)/Patent Under
Reexamination
VREUGDENHIL ET AL.Examiner
Ayal I SharonArt Unit
2123

Page 2 of 2

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-			
	B	US-			
	C	US-			
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Acuna, E.L. et al. "Simulation Techniques for Mixed Analog/Digital Circuits". IEEE Journal of Solid-State Circuits. Vol.25, Issue 2. April 1990. pp.353-363.
	V	Acuna, E.L. et al. "iSPICE3: A New Simulator for Mixed Analog/Digital Circuits". Proc. of the 1989 IEEE Custom Integrated Circuits Conf. May 15-18, 1989. pp.13.1/1-13.1/4.
	W	El Tahawy, H. et al. "VHDeLDO: A New Mixed Mode Simulation". Proc. 1993 European Design Automation Conf. (1993 EURO-DAC). Sept. 20-24, 1993. pp.546-551.
	X	"ADOL-C: A Package for Automatic Differentiation of Algorithms Written in C/C++" http://www-unix.mcs.anl.gov/autodiff/AD_Tools/adolc.anl/adolc.html . Printed Jan.15,2004.

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.